LDR (immediate)
Load Register (immediate)
Load Register (immediate) calculates an address from a base register value and an immediate offset, loads a word from memory, and writes it to a register. It can use offset, post-indexed, or pre-indexed addressing. For information about memory accesses see Memory accesses.
For more information about the constrained unpredictable behavior of this instruction, see Architectural Constraints on UNPREDICTABLE behaviors.
If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.
This instruction is used by the alias
POP (single register)
P == '0' && U == '1' && W == '0' && Rn == '1101' && imm12 == '000000000100'
Rn == '1101' && P == '0' && U == '1' && W == '1' && imm8 == '00000100'
See
below for details of when the alias is preferred.
It has encodings from the following instruction sets:
A32 (
A1
)
and
T32 (
T1
,
T2
,
T3
and
T4
)
.
!= 1111
0
1
0
0
1
!= 1111
1
0
LDR{<c>}{<q>} <Rt>, [<Rn> {, #{+/-}<imm>}]
0
0
LDR{<c>}{<q>} <Rt>, [<Rn>], #{+/-}<imm>
1
1
LDR{<c>}{<q>} <Rt>, [<Rn>, #{+/-}<imm>]!
if Rn == '1111' then SEE "LDR (literal)";
if P == '0' && W == '1' then SEE "LDRT";
t = UInt(Rt); n = UInt(Rn); imm32 = ZeroExtend(imm12, 32);
index = (P == '1'); add = (U == '1'); wback = (P == '0') || (W == '1');
if wback && n == t then UNPREDICTABLE;
wback && n == t
The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is unknown. In addition, if an exception occurs during such an instruction, the base address might be corrupted so that the instruction cannot be repeated.
0
1
1
0
1
LDR{<c>}{<q>} <Rt>, [<Rn> {, #{+}<imm>}]
t = UInt(Rt); n = UInt(Rn); imm32 = ZeroExtend(imm5:'00', 32);
index = TRUE; add = TRUE; wback = FALSE;
1
0
0
1
1
LDR{<c>}{<q>} <Rt>, [SP{, #{+}<imm>}]
t = UInt(Rt); n = 13; imm32 = ZeroExtend(imm8:'00', 32);
index = TRUE; add = TRUE; wback = FALSE;
1
1
1
1
1
0
0
0
1
1
0
1
!= 1111
LDR{<c>}.W <Rt>, [<Rn> {, #{+}<imm>}]
LDR{<c>}{<q>} <Rt>, [<Rn> {, #{+}<imm>}]
if Rn == '1111' then SEE "LDR (literal)";
t = UInt(Rt); n = UInt(Rn); imm32 = ZeroExtend(imm12, 32); index = TRUE; add = TRUE;
wback = FALSE; if t == 15 && InITBlock() && !LastInITBlock() then UNPREDICTABLE;
1
1
1
1
1
0
0
0
0
1
0
1
!= 1111
1
1
0
0
LDR{<c>}{<q>} <Rt>, [<Rn> {, #-<imm>}]
0
1
LDR{<c>}{<q>} <Rt>, [<Rn>], #{+/-}<imm>
1
1
LDR{<c>}{<q>} <Rt>, [<Rn>, #{+/-}<imm>]!
if Rn == '1111' then SEE "LDR (literal)";
if P == '1' && U == '1' && W == '0' then SEE "LDRT";
if P == '0' && W == '0' then UNDEFINED;
t = UInt(Rt); n = UInt(Rn);
imm32 = ZeroExtend(imm8, 32); index = (P == '1'); add = (U == '1'); wback = (W == '1');
if (wback && n == t) || (t == 15 && InITBlock() && !LastInITBlock()) then UNPREDICTABLE;
wback && n == t
The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is unknown. In addition, if an exception occurs during such an instruction, the base address might be corrupted so that the instruction cannot be repeated.
<c>
See Standard assembler syntax fields.
<q>
See Standard assembler syntax fields.
<Rt>
For encoding A1: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used. If the PC is used, the instruction branches to the address (data) loaded to the PC. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC.
<Rt>
For encoding T1 and T2: is the general-purpose register to be transferred, encoded in the "Rt" field.
<Rt>
For encoding T3 and T4: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used, provided the instruction is either outside an IT block or the last instruction of an IT block. If the PC is used, the instruction branches to the address (data) loaded to the PC. This is an interworking branch, see Pseudocode description of operations on the AArch32 general-purpose registers and the PC.
<Rn>
For encoding A1, T3 and T4: is the general-purpose base register, encoded in the "Rn" field. For PC use see LDR (literal).
<Rn>
For encoding T1: is the general-purpose base register, encoded in the "Rn" field.
+/-
Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and
+
Specifies the offset is added to the base register.
<imm>
For encoding A1: is the 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 if omitted, and encoded in the "imm12" field.
<imm>
For encoding T1: is the optional positive unsigned immediate byte offset, a multiple of 4, in the range 0 to 124, defaulting to 0 and encoded in the "imm5" field as <imm>/4.
<imm>
For encoding T2: is the optional positive unsigned immediate byte offset, a multiple of 4, in the range 0 to 1020, defaulting to 0 and encoded in the "imm8" field as <imm>/4.
<imm>
For encoding T3: is an optional 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.
<imm>
For encoding T4: is an 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 if omitted, and encoded in the "imm8" field.
Alias Conditions
if CurrentInstrSet() == InstrSet_A32 then
if ConditionPassed() then
EncodingSpecificOperations();
offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
address = if index then offset_addr else R[n];
data = MemU[address,4];
if wback then R[n] = offset_addr;
if t == 15 then
if address<1:0> == '00' then
LoadWritePC(data);
else
UNPREDICTABLE;
else
R[t] = data;
else
if ConditionPassed() then
EncodingSpecificOperations();
offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
address = if index then offset_addr else R[n];
data = MemU[address,4];
if wback then R[n] = offset_addr;
if t == 15 then
if address<1:0> == '00' then
LoadWritePC(data);
else
UNPREDICTABLE;
else
R[t] = data;